%T Communicating Process Architecture for Multicores
%A David May
%E Alistair A. McEwan, Steve Schneider, Wilson Ifill, Peter H. Welch
%B Communicating Process Architectures 2007
%X Communicating process architecture can be used to build
efficient multicore chips scaling to hundreds of
processors. Concurrent processing, communications and
input\-output are supported directly by the instruction set
of the cores and by the protocol used in the on\-chip
interconnect. Concurrent programs are compiled directly to
the chip exploiting novel compiler optimisations. The
architecture supports a variety of programming techniques,
ranging from statically configured process networks to
dynamic reconfiguration and mobile processes.
If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.
Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.
Pages © WoTUG, or the indicated author. All Rights Reserved.
Comments on these web pages should be addressed to: www at wotug.org