Paper Details

%T A 40 Gbit/s Network Processor Design Platform
%A R. McConnell, P. Winser
%E Alan G. Chalmers, Majid Mirmehdi, Henk Muller
%B Communicating Process Architectures 2001
%X As the Internet evolves, the rapidly increasing demand for
   bandwidth is matched by a greater need for more intelligence
   with which to manage and meter the flow of that data to
   sustain economic growth. Conventional processing
   architectures and hardwired point solutions are not suited
   to these conflicting demands; there is an emerging need for
   a new approach for this data flow processing problem. This
   paper presents ClearSpeed\[rs]s integrated Network Processor
   design platform that embodies many different levels of
   parallel processing. Designed to balance the bandwidth needs
   with programmability we introduce the MTAP architecture. An
   area and power efficient, fine\-grained, scalable,
   multi\-threaded parallel processor, designed with a
   \[rs]bandwidth\-centric\[rs] architecture and programmed in
   C. Based on the ClearConnect™ bus, an SoC communication
   architecture with VCI compliant interfaces, a
   high\-bandwidth system architecture including a number of
   hardware accelerator units is also described. An example
   40Gbit/s programmable and scalable classifier/forwarder is
   presented, embodying the concepts of the platform. To
   complete the picture, a comprehensive suite of software and
   hardware development tools is described.

If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.

Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.