

SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces

Arash Saifhashemi¹ Peter A. Beerel^{1,2} ¹Ming Hsieh Dept. of Electrical Engineering, University of Southern California ²Fulcrum Microsystems, Calabasas CA, 91302.

> CPA 2011 University of Limerick, Ireland



Outline



Introduction

- Why asynchronous circuit design?
- Hardware description languages
- SystemVerilog Abstract Communication
 – Basic Features
 - Channels Send, Receive
 - Channel status and mixed-level simulation
- SystemVerilog Abstract Communication
 Extended Features
 - Peek and Probe
 - Split and synchronized communication
 - One-to-many and one-to-any channels
- Results and Conclusion

Why Asynchronous Circuit Design? USC Viterbi

School of Engineering





Hardware Description Languages

USC Viterbi School of Engineering

Desirable features of an HDL

- Concurrency e.g.: A=B || (C=D ; E=F)
- Timing e.g.: A=B after 5ns
- Support for various levels of abstraction
- Support by commercial CAD tools
- Support for both synchronous & asynchronous
- Communication abstraction
 - Ease of design
 - Design usability: protocols evolve and change
 - Architecture evaluation before implementation
 - Ease of adoption by synchronous designers
- CSP as a basis for a hardware description language
 - Suitable for modeling abstract communication
 - Lacks some desirable features



Simulation/ Verification

Previous Work



New Language inspired by CSP

- Have limited CAD tool support LARD [Edwards et al], Tangram [Berkel et al], CHP [Martin]
- Software languages
 - No inherent support for timing, limited CAD tool support JCSP [Welch et. al]

• VHDL

• Fine grained concurrency is cumbersome [Frankild et al, Renaudin et al, Myers et al]

VerilogCSP

- Verilog Programming Language Interface: very slow; cannot handle multichannel modules [Saifhashemi et al]
- Verilog macros are cumbersome and do not support extensions

SystemVerilog (Superset of Verilog)

• Initial implementations promising but do not address extensions [Tiempo]

CSP Communication Channels



Abstract communication between processes



 $SENDER = (mid!v \rightarrow SENDER)$ $RECEIVER = (mid?x \rightarrow RECEIVER)$

- No notion of hardware implementation details
- Semantics based on events on channels between independent processes [Hoare' 04]

Outline



- Introduction
 - Why asynchronous circuit design?
 - Hardware description languages
- SystemVerilog Abstract Communication– Basic Features
 - Channels Send, Receive
 - Channel status and mixed-level simulation
- SystemVerilog Abstract Communication- Advanced Features
 - Peek and Probe
 - Split and synchronized communication
 - One-to-many and one-to-any channels
- Results and Conclusion

Abstract SystemVerilog Channels

• Our approach

 Use SystemVerilog interface to abstract channel wires as well as Send/Receive tasks

USC Viterbi

School of Engineering



Behind The Scenes: Channel Interface



- Channel details encapsulated within an "Interface"
- Implementation details (below) hidden from user
 - Greatly simplifies debugging and evaluation of the design

```
typedef enum {idle, r_pend, s_pend} ChannelStatus;
typedef enum {P2PhaseBD, P4PhaseBD} ChannelProtocol;
interface Channel;
parameter WIDTH = 8;
parameter ChannelProtocol hsProtocol = P2PhaseBD;
ChannelStatus status = idle;// Status of a channel
logic req=0, ack=0; // Handshaking signals
logic hsPhase=1; // Used in two-phase
// handshaking
logic [WIDTH-1:0] data; // Data being communicated
endinterface: Channel
```

Interface Send and Receive Tasks



| Support most commonly used | | | | |
|------------------------------|------------------------------|--|--|--|
| task Send (input logic | task Receive(output logic | | | |
| [WIDTH-1:0] d); | [WIDTH-1:0] d); | | | |
| begin | begin | | | |
| data = d; | <pre>status = r_pend;</pre> | | | |
| req = 1; | <pre>wait (req == 1);</pre> | | | |
| <pre>status = s_pend;</pre> | d = data; | | | |
| <pre>wait (ack == 1);</pre> | ack = 1; | | | |
| req = 0; | <pre>wait (req == 0);</pre> | | | |
| <pre>wait (ack == 0);</pre> | ack = 0; | | | |
| status = idle; | status = idle; | | | |
| end | end | | | |
| endtask | endtask | | | |

Arhitrary handshaking protocol

- Send/Receive tasks are **analogous** to CSP's ! (output) and ? (input)
- Semantics are based on synchronization of concurrent processes using SystemVerilog's notion of update and evaluation events

Viewing Channel Status



- Enumerated types make viewing channel status inherent to all standard SystemVerilog simulators
- The designer can monitor if and what processes are engaged in the communication over time



Supports Mixed-Levels of Abstraction USC Viterbi



Supports Design Verification



- Co-simulation: Implemented circuit vs. original circuit
- It is important to use the same Testbench
 - Sometimes very complicated
 - Verifies correct implementation
- No need for Shims [Saifhashemi'05]



Outline



- Introduction
 - Why asynchronous circuit design?
 - Hardware description languages
- SystemVerilog Abstract Communication
 – Basic Features
 - Channels Send, Receive
 - Channel status and mixed-level simulation
- SystemVerilog Abstract Communication- Advanced Features
 - Peek and Probe
 - Split and synchronized communication
 - One-to-many and one-to-any channels
- Results and Conclusion

Peek and Probe



Q

- Peek
 - Sample data without committing to communication
- Probe
 - Is the channel idle?
 - Usually used for arbitration



Ρ



wait(ch0.status!=idle && ch1.status!= idle); winner = Arbitrate (ch0.status, ch1.status); if(winner == 0) ch0.Receive(d); if(winner ==1) ch1.Receive(d);

Split Communication

USC Viterbi School of Engineering

Handshaking of different channels might be interleaved in implementation

 Modeling interleaved behavior at high level is important for early system evaluation





Synchronized Communications

- Sometimes

 implementation forces
 correlation of
 communication on
 multiple channels
 - Synchronized start
 - Synchronized finish
- Early performance evaluation of system requires modeling such behavior



One-To-Many Channels





- Sender and receiver send and receive as if the channel is a normal one-to-one channel
- Top level module specifies the channel is broadcast
- Shared channels are closer to hardware implementation
 - A shared data bus between sender and receivers
 - Separate req and ack signals for receiving processes.

One-To-Any Channel



- One sender to multiple receiver JCSP [Welch et. al]
 - Only one of the receiver participates in communication



Outline



- Introduction
 - Why asynchronous circuit design?
 - Hardware description languages
 - CSP Communication Channels
- SystemVerilog Abstract Communication
 – Basic Features
 - Channels Send, Receive
 - Channel status and mixed-level simulation
- SystemVerilog Abstract Communication- Advanced Features
 - Peek and Probe
 - Split and synchronized communication
 - One-to-many and one-to-any channels
- Results and Conclusion

Results – Simulation Run-Times



- Comparison to VerilogCSP [Saifhashemi'05]
 - Simulation time of a linear pipeline with depth of 10
 - Platform: Sun UltraSPARC, Modelsim SE 6.6 simulator
 - 12%-20% improvement

| Number of data items | 100K | 200K | 300K | 400K | 500K |
|----------------------|-------|-------|--------|--------|--------|
| Simulation time in | 45.14 | 76.38 | 107.60 | 139.57 | 170.62 |
| Seconds (VerilogCSP) | | | | | |
| Simulation time in | 40.12 | 65 | 89.70 | 115.52 | 141.99 |
| Seconds | | | | | |
| (SystemVerilogCSP) | | | | | |
| Ratio | 1.12 | 1.17 | 1.19 | 1.20 | 1.20 |

Conclusions



- CSP-like communication and extensions can be modeled using SystemVerilog interfaces
- Features and advantages
 - Ease of design: abstract communication, channel status
 - Mixed asynchronous and synchronous designs can be modeled in same language and simulation environment
 - Extensions: more accurate modeling of implemented hardware
 - Make adoption of asynchronous technology easier
- Currently being used to teach the course EE-552 Asynchronous VLSI at the University of Southern California
- Future work
 - Automated synthesis from SystemVerilogCSP

Supports Design Verification

• Testing DUT:

- Initially, modeled in SystemVerilogCSP
- Later implemented in gates
- It is important that Testbench does change
 - Sometimes very complicated
 - Communicates with other blocks
 - Verifies correct implementation
- No need for Shims [Saifhashemi'05]



USC Viterbi

School of Engineering